PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-321726

(43)Date of publication of application: 12.12.1997

(51)Int.CI.

H04J 3/06

H04L 7/00 H04L 7/08

(21)Application number: 08-135158

(71)Applicant: HITACHI LTD

NIPPON TELEGR & TELEPH CORP

<NTT>

(22)Date of filing:

29.05.1996

PROBLEM TO BE SOLVED: To reduce the hard quantity

of a monitor circuit at the time of executing the

(72)Inventor: ITO NOBUO


MACHIZAWA LIIDOCI

MASUKAWA HIROSHI MIYASAKA TAKESHI

(54) MULTIFRAME MONITOR SYSTEM

(57)Abstract:

multiframe monitoring of many channels at the same time in communication of a time division multitransmitter by multi-frame constitution. SOLUTION: Multiframe monitoring one channel is executed for multiframe synchronization by a frame bit and the bit collation of bits except for it at the same time to eliminate a multiframe synchronizing detector. In addition, pattern matching operation is executed by each frame to transit to a high-order level to reduce a comparator 14. In addition by sharing the frame comparing circuit 14 when monitoring data of one frame is equal and reducing monitoring circuits when the reception of information under monitoring can be recognized, the comparator 14 is reduced. In addition by making it possible to set a reference pattern 13 by software, the reference pattern 13 can be changed to unnecessitate all the reference patterns by hardware.



LEGAL STATUS

[Date of request for examination]

09.04.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

3416394

[Date of registration]

04.04.2003

[Number of appeal against examiner's decision of rejection]
[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office